sikkienl/dash
1
0
Fork 0
mirror of https://github.com/dashpay/dash.git synced 2024-12-29 05:49:11 +01:00
Code Issues Actions Packages Projects Releases Wiki Activity
68e26b1a2a
dash/src/crypto/sha256_sse4.cpp
Wladimir J. van der Laan c7dcf79f02
Merge #10821: Add SSE4 optimized SHA256 
6b8d872 Protect SSE4 code behind a compile-time flag (Pieter Wuille)
fa9be90 Add selftest for SHA256 transform (Pieter Wuille)
c1ccb15 Add SSE4 based SHA256 (Pieter Wuille)
2991c91 Add SHA256 dispatcher (Pieter Wuille)
4d50f38 Support multi-block SHA256 transforms (Pieter Wuille)

Pull request description:

  This adds an SSE4 assembly version of the SHA256 transform by Intel, and uses it at run time if SSE4 instructions are available, and use a fallback C++ implementation otherwise. Nearly every x86_64 CPU supports SSE4. The feature is only enabled when compiled with `--enable-experimental-asm`.

  In order to avoid build dependencies and other complications, the original Intel YASM code was translated to GCC extended asm syntax.

  This gives around a 50% speedup on the SHA256 benchmark for me.

  It is based on an earlier patch by @laanwj, though only includes a single assembly version (for now), and removes the YASM dependency.

Tree-SHA512: d31c50695ceb45264291537b93c0d7497670be38edf021ca5402eaa7d4e1e0e1ae492326e28d4e93979d066168129e62d1825e0384b1b906d36f85d93dfcb43c
2019-07-24 11:59:09 -05:00

1507 lines
42 KiB
C++
Raw Blame History

// Copyright (c) 2017 The Bitcoin Core developers
// Distributed under the MIT software license, see the accompanying
// file COPYING or http://www.opensource.org/licenses/mit-license.php.
//
// This is a translation to GCC extended asm syntax from YASM code by Intel
// (available at the bottom of this file).
#include <stdint.h>
#include <stdlib.h>
#if defined(__x86_64__) || defined(__amd64__)
namespace sha256_sse4
{
void Transform(uint32_t* s, const unsigned char* chunk, size_t blocks)
{
static const uint32_t K256 alignas(16) [] = {
0x428a2f98, 0x71374491, 0xb5c0fbcf, 0xe9b5dba5,
0x3956c25b, 0x59f111f1, 0x923f82a4, 0xab1c5ed5,
0xd807aa98, 0x12835b01, 0x243185be, 0x550c7dc3,
0x72be5d74, 0x80deb1fe, 0x9bdc06a7, 0xc19bf174,
0xe49b69c1, 0xefbe4786, 0x0fc19dc6, 0x240ca1cc,
0x2de92c6f, 0x4a7484aa, 0x5cb0a9dc, 0x76f988da,
0x983e5152, 0xa831c66d, 0xb00327c8, 0xbf597fc7,
0xc6e00bf3, 0xd5a79147, 0x06ca6351, 0x14292967,
0x27b70a85, 0x2e1b2138, 0x4d2c6dfc, 0x53380d13,
0x650a7354, 0x766a0abb, 0x81c2c92e, 0x92722c85,
0xa2bfe8a1, 0xa81a664b, 0xc24b8b70, 0xc76c51a3,
0xd192e819, 0xd6990624, 0xf40e3585, 0x106aa070,
0x19a4c116, 0x1e376c08, 0x2748774c, 0x34b0bcb5,
0x391c0cb3, 0x4ed8aa4a, 0x5b9cca4f, 0x682e6ff3,
0x748f82ee, 0x78a5636f, 0x84c87814, 0x8cc70208,
0x90befffa, 0xa4506ceb, 0xbef9a3f7, 0xc67178f2,
};
static const uint32_t FLIP_MASK alignas(16) [] = {0x00010203, 0x04050607, 0x08090a0b, 0x0c0d0e0f};
static const uint32_t SHUF_00BA alignas(16) [] = {0x03020100, 0x0b0a0908, 0xffffffff, 0xffffffff};
static const uint32_t SHUF_DC00 alignas(16) [] = {0xffffffff, 0xffffffff, 0x03020100, 0x0b0a0908};
uint32_t a, b, c, d, f, g, h, y0, y1, y2;
uint64_t tbl;
uint64_t inp_end, inp;
uint32_t xfer alignas(16) [4];
__asm__ __volatile__(
"shl $0x6,%2;"
"je Ldone_hash_%=;"
"add %1,%2;"
"mov %2,%14;"
"mov (%0),%3;"
"mov 0x4(%0),%4;"
"mov 0x8(%0),%5;"
"mov 0xc(%0),%6;"
"mov 0x10(%0),%k2;"
"mov 0x14(%0),%7;"
"mov 0x18(%0),%8;"
"mov 0x1c(%0),%9;"
"movdqa %18,%%xmm12;"
"movdqa %19,%%xmm10;"
"movdqa %20,%%xmm11;"
"Lloop0_%=:"
"lea %17,%13;"
"movdqu (%1),%%xmm4;"
"pshufb %%xmm12,%%xmm4;"
"movdqu 0x10(%1),%%xmm5;"
"pshufb %%xmm12,%%xmm5;"
"movdqu 0x20(%1),%%xmm6;"
"pshufb %%xmm12,%%xmm6;"
"movdqu 0x30(%1),%%xmm7;"
"pshufb %%xmm12,%%xmm7;"
"mov %1,%15;"
"mov $3,%1;"
"Lloop1_%=:"
"movdqa 0x0(%13),%%xmm9;"
"paddd %%xmm4,%%xmm9;"
"movdqa %%xmm9,%16;"
"movdqa %%xmm7,%%xmm0;"
"mov %k2,%10;"
"ror $0xe,%10;"
"mov %3,%11;"
"palignr $0x4,%%xmm6,%%xmm0;"
"ror $0x9,%11;"
"xor %k2,%10;"
"mov %7,%12;"
"ror $0x5,%10;"
"movdqa %%xmm5,%%xmm1;"
"xor %3,%11;"
"xor %8,%12;"
"paddd %%xmm4,%%xmm0;"
"xor %k2,%10;"
"and %k2,%12;"
"ror $0xb,%11;"
"palignr $0x4,%%xmm4,%%xmm1;"
"xor %3,%11;"
"ror $0x6,%10;"
"xor %8,%12;"
"movdqa %%xmm1,%%xmm2;"
"ror $0x2,%11;"
"add %10,%12;"
"add %16,%12;"
"movdqa %%xmm1,%%xmm3;"
"mov %3,%10;"
"add %12,%9;"
"mov %3,%12;"
"pslld $0x19,%%xmm1;"
"or %5,%10;"
"add %9,%6;"
"and %5,%12;"
"psrld $0x7,%%xmm2;"
"and %4,%10;"
"add %11,%9;"
"por %%xmm2,%%xmm1;"
"or %12,%10;"
"add %10,%9;"
"movdqa %%xmm3,%%xmm2;"
"mov %6,%10;"
"mov %9,%11;"
"movdqa %%xmm3,%%xmm8;"
"ror $0xe,%10;"
"xor %6,%10;"
"mov %k2,%12;"
"ror $0x9,%11;"
"pslld $0xe,%%xmm3;"
"xor %9,%11;"
"ror $0x5,%10;"
"xor %7,%12;"
"psrld $0x12,%%xmm2;"
"ror $0xb,%11;"
"xor %6,%10;"
"and %6,%12;"
"ror $0x6,%10;"
"pxor %%xmm3,%%xmm1;"
"xor %9,%11;"
"xor %7,%12;"
"psrld $0x3,%%xmm8;"
"add %10,%12;"
"add 4+%16,%12;"
"ror $0x2,%11;"
"pxor %%xmm2,%%xmm1;"
"mov %9,%10;"
"add %12,%8;"
"mov %9,%12;"
"pxor %%xmm8,%%xmm1;"
"or %4,%10;"
"add %8,%5;"
"and %4,%12;"
"pshufd $0xfa,%%xmm7,%%xmm2;"
"and %3,%10;"
"add %11,%8;"
"paddd %%xmm1,%%xmm0;"
"or %12,%10;"
"add %10,%8;"
"movdqa %%xmm2,%%xmm3;"
"mov %5,%10;"
"mov %8,%11;"
"ror $0xe,%10;"
"movdqa %%xmm2,%%xmm8;"
"xor %5,%10;"
"ror $0x9,%11;"
"mov %6,%12;"
"xor %8,%11;"
"ror $0x5,%10;"
"psrlq $0x11,%%xmm2;"
"xor %k2,%12;"
"psrlq $0x13,%%xmm3;"
"xor %5,%10;"
"and %5,%12;"
"psrld $0xa,%%xmm8;"
"ror $0xb,%11;"
"xor %8,%11;"
"xor %k2,%12;"
"ror $0x6,%10;"
"pxor %%xmm3,%%xmm2;"
"add %10,%12;"
"ror $0x2,%11;"
"add 8+%16,%12;"
"pxor %%xmm2,%%xmm8;"
"mov %8,%10;"
"add %12,%7;"
"mov %8,%12;"
"pshufb %%xmm10,%%xmm8;"
"or %3,%10;"
"add %7,%4;"
"and %3,%12;"
"paddd %%xmm8,%%xmm0;"
"and %9,%10;"
"add %11,%7;"
"pshufd $0x50,%%xmm0,%%xmm2;"
"or %12,%10;"
"add %10,%7;"
"movdqa %%xmm2,%%xmm3;"
"mov %4,%10;"
"ror $0xe,%10;"
"mov %7,%11;"
"movdqa %%xmm2,%%xmm4;"
"ror $0x9,%11;"
"xor %4,%10;"
"mov %5,%12;"
"ror $0x5,%10;"
"psrlq $0x11,%%xmm2;"
"xor %7,%11;"
"xor %6,%12;"
"psrlq $0x13,%%xmm3;"
"xor %4,%10;"
"and %4,%12;"
"ror $0xb,%11;"
"psrld $0xa,%%xmm4;"
"xor %7,%11;"
"ror $0x6,%10;"
"xor %6,%12;"
"pxor %%xmm3,%%xmm2;"
"ror $0x2,%11;"
"add %10,%12;"
"add 12+%16,%12;"
"pxor %%xmm2,%%xmm4;"
"mov %7,%10;"
"add %12,%k2;"
"mov %7,%12;"
"pshufb %%xmm11,%%xmm4;"
"or %9,%10;"
"add %k2,%3;"
"and %9,%12;"
"paddd %%xmm0,%%xmm4;"
"and %8,%10;"
"add %11,%k2;"
"or %12,%10;"
"add %10,%k2;"
"movdqa 0x10(%13),%%xmm9;"
"paddd %%xmm5,%%xmm9;"
"movdqa %%xmm9,%16;"
"movdqa %%xmm4,%%xmm0;"
"mov %3,%10;"
"ror $0xe,%10;"
"mov %k2,%11;"
"palignr $0x4,%%xmm7,%%xmm0;"
"ror $0x9,%11;"
"xor %3,%10;"
"mov %4,%12;"
"ror $0x5,%10;"
"movdqa %%xmm6,%%xmm1;"
"xor %k2,%11;"
"xor %5,%12;"
"paddd %%xmm5,%%xmm0;"
"xor %3,%10;"
"and %3,%12;"
"ror $0xb,%11;"
"palignr $0x4,%%xmm5,%%xmm1;"
"xor %k2,%11;"
"ror $0x6,%10;"
"xor %5,%12;"
"movdqa %%xmm1,%%xmm2;"
"ror $0x2,%11;"
"add %10,%12;"
"add %16,%12;"
"movdqa %%xmm1,%%xmm3;"
"mov %k2,%10;"
"add %12,%6;"
"mov %k2,%12;"
"pslld $0x19,%%xmm1;"
"or %8,%10;"
"add %6,%9;"
"and %8,%12;"
"psrld $0x7,%%xmm2;"
"and %7,%10;"
"add %11,%6;"
"por %%xmm2,%%xmm1;"
"or %12,%10;"
"add %10,%6;"
"movdqa %%xmm3,%%xmm2;"
"mov %9,%10;"
"mov %6,%11;"
"movdqa %%xmm3,%%xmm8;"
"ror $0xe,%10;"
"xor %9,%10;"
"mov %3,%12;"
"ror $0x9,%11;"
"pslld $0xe,%%xmm3;"
"xor %6,%11;"
"ror $0x5,%10;"
"xor %4,%12;"
"psrld $0x12,%%xmm2;"
"ror $0xb,%11;"
"xor %9,%10;"
"and %9,%12;"
"ror $0x6,%10;"
"pxor %%xmm3,%%xmm1;"
"xor %6,%11;"
"xor %4,%12;"
"psrld $0x3,%%xmm8;"
"add %10,%12;"
"add 4+%16,%12;"
"ror $0x2,%11;"
"pxor %%xmm2,%%xmm1;"
"mov %6,%10;"
"add %12,%5;"
"mov %6,%12;"
"pxor %%xmm8,%%xmm1;"
"or %7,%10;"
"add %5,%8;"
"and %7,%12;"
"pshufd $0xfa,%%xmm4,%%xmm2;"
"and %k2,%10;"
"add %11,%5;"
"paddd %%xmm1,%%xmm0;"
"or %12,%10;"
"add %10,%5;"
"movdqa %%xmm2,%%xmm3;"
"mov %8,%10;"
"mov %5,%11;"
"ror $0xe,%10;"
"movdqa %%xmm2,%%xmm8;"
"xor %8,%10;"
"ror $0x9,%11;"
"mov %9,%12;"
"xor %5,%11;"
"ror $0x5,%10;"
"psrlq $0x11,%%xmm2;"
"xor %3,%12;"
"psrlq $0x13,%%xmm3;"
"xor %8,%10;"
"and %8,%12;"
"psrld $0xa,%%xmm8;"
"ror $0xb,%11;"
"xor %5,%11;"
"xor %3,%12;"
"ror $0x6,%10;"
"pxor %%xmm3,%%xmm2;"
"add %10,%12;"
"ror $0x2,%11;"
"add 8+%16,%12;"
"pxor %%xmm2,%%xmm8;"
"mov %5,%10;"
"add %12,%4;"
"mov %5,%12;"
"pshufb %%xmm10,%%xmm8;"
"or %k2,%10;"
"add %4,%7;"
"and %k2,%12;"
"paddd %%xmm8,%%xmm0;"
"and %6,%10;"
"add %11,%4;"
"pshufd $0x50,%%xmm0,%%xmm2;"
"or %12,%10;"
"add %10,%4;"
"movdqa %%xmm2,%%xmm3;"
"mov %7,%10;"
"ror $0xe,%10;"
"mov %4,%11;"
"movdqa %%xmm2,%%xmm5;"
"ror $0x9,%11;"
"xor %7,%10;"
"mov %8,%12;"
"ror $0x5,%10;"
"psrlq $0x11,%%xmm2;"
"xor %4,%11;"
"xor %9,%12;"
"psrlq $0x13,%%xmm3;"
"xor %7,%10;"
"and %7,%12;"
"ror $0xb,%11;"
"psrld $0xa,%%xmm5;"
"xor %4,%11;"
"ror $0x6,%10;"
"xor %9,%12;"
"pxor %%xmm3,%%xmm2;"
"ror $0x2,%11;"
"add %10,%12;"
"add 12+%16,%12;"
"pxor %%xmm2,%%xmm5;"
"mov %4,%10;"
"add %12,%3;"
"mov %4,%12;"
"pshufb %%xmm11,%%xmm5;"
"or %6,%10;"
"add %3,%k2;"
"and %6,%12;"
"paddd %%xmm0,%%xmm5;"
"and %5,%10;"
"add %11,%3;"
"or %12,%10;"
"add %10,%3;"
"movdqa 0x20(%13),%%xmm9;"
"paddd %%xmm6,%%xmm9;"
"movdqa %%xmm9,%16;"
"movdqa %%xmm5,%%xmm0;"
"mov %k2,%10;"
"ror $0xe,%10;"
"mov %3,%11;"
"palignr $0x4,%%xmm4,%%xmm0;"
"ror $0x9,%11;"
"xor %k2,%10;"
"mov %7,%12;"
"ror $0x5,%10;"
"movdqa %%xmm7,%%xmm1;"
"xor %3,%11;"
"xor %8,%12;"
"paddd %%xmm6,%%xmm0;"
"xor %k2,%10;"
"and %k2,%12;"
"ror $0xb,%11;"
"palignr $0x4,%%xmm6,%%xmm1;"
"xor %3,%11;"
"ror $0x6,%10;"
"xor %8,%12;"
"movdqa %%xmm1,%%xmm2;"
"ror $0x2,%11;"
"add %10,%12;"
"add %16,%12;"
"movdqa %%xmm1,%%xmm3;"
"mov %3,%10;"
"add %12,%9;"
"mov %3,%12;"
"pslld $0x19,%%xmm1;"
"or %5,%10;"
"add %9,%6;"
"and %5,%12;"
"psrld $0x7,%%xmm2;"
"and %4,%10;"
"add %11,%9;"
"por %%xmm2,%%xmm1;"
"or %12,%10;"
"add %10,%9;"
"movdqa %%xmm3,%%xmm2;"
"mov %6,%10;"
"mov %9,%11;"
"movdqa %%xmm3,%%xmm8;"
"ror $0xe,%10;"
"xor %6,%10;"
"mov %k2,%12;"
"ror $0x9,%11;"
"pslld $0xe,%%xmm3;"
"xor %9,%11;"
"ror $0x5,%10;"
"xor %7,%12;"
"psrld $0x12,%%xmm2;"
"ror $0xb,%11;"
"xor %6,%10;"
"and %6,%12;"
"ror $0x6,%10;"
"pxor %%xmm3,%%xmm1;"
"xor %9,%11;"
"xor %7,%12;"
"psrld $0x3,%%xmm8;"
"add %10,%12;"
"add 4+%16,%12;"
"ror $0x2,%11;"
"pxor %%xmm2,%%xmm1;"
"mov %9,%10;"
"add %12,%8;"
"mov %9,%12;"
"pxor %%xmm8,%%xmm1;"
"or %4,%10;"
"add %8,%5;"
"and %4,%12;"
"pshufd $0xfa,%%xmm5,%%xmm2;"
"and %3,%10;"
"add %11,%8;"
"paddd %%xmm1,%%xmm0;"
"or %12,%10;"
"add %10,%8;"
"movdqa %%xmm2,%%xmm3;"
"mov %5,%10;"
"mov %8,%11;"
"ror $0xe,%10;"
"movdqa %%xmm2,%%xmm8;"
"xor %5,%10;"
"ror $0x9,%11;"
"mov %6,%12;"
"xor %8,%11;"
"ror $0x5,%10;"
"psrlq $0x11,%%xmm2;"
"xor %k2,%12;"
"psrlq $0x13,%%xmm3;"
"xor %5,%10;"
"and %5,%12;"
"psrld $0xa,%%xmm8;"
"ror $0xb,%11;"
"xor %8,%11;"
"xor %k2,%12;"
"ror $0x6,%10;"
"pxor %%xmm3,%%xmm2;"
"add %10,%12;"
"ror $0x2,%11;"
"add 8+%16,%12;"
"pxor %%xmm2,%%xmm8;"
"mov %8,%10;"
"add %12,%7;"
"mov %8,%12;"
"pshufb %%xmm10,%%xmm8;"
"or %3,%10;"
"add %7,%4;"
"and %3,%12;"
"paddd %%xmm8,%%xmm0;"
"and %9,%10;"
"add %11,%7;"
"pshufd $0x50,%%xmm0,%%xmm2;"
"or %12,%10;"
"add %10,%7;"
"movdqa %%xmm2,%%xmm3;"
"mov %4,%10;"
"ror $0xe,%10;"
"mov %7,%11;"
"movdqa %%xmm2,%%xmm6;"
"ror $0x9,%11;"
"xor %4,%10;"
"mov %5,%12;"
"ror $0x5,%10;"
"psrlq $0x11,%%xmm2;"
"xor %7,%11;"
"xor %6,%12;"
"psrlq $0x13,%%xmm3;"
"xor %4,%10;"
"and %4,%12;"
"ror $0xb,%11;"
"psrld $0xa,%%xmm6;"
"xor %7,%11;"
"ror $0x6,%10;"
"xor %6,%12;"
"pxor %%xmm3,%%xmm2;"
"ror $0x2,%11;"
"add %10,%12;"
"add 12+%16,%12;"
"pxor %%xmm2,%%xmm6;"
"mov %7,%10;"
"add %12,%k2;"
"mov %7,%12;"
"pshufb %%xmm11,%%xmm6;"
"or %9,%10;"
"add %k2,%3;"
"and %9,%12;"
"paddd %%xmm0,%%xmm6;"
"and %8,%10;"
"add %11,%k2;"
"or %12,%10;"
"add %10,%k2;"
"movdqa 0x30(%13),%%xmm9;"
"paddd %%xmm7,%%xmm9;"
"movdqa %%xmm9,%16;"
"add $0x40,%13;"
"movdqa %%xmm6,%%xmm0;"
"mov %3,%10;"
"ror $0xe,%10;"
"mov %k2,%11;"
"palignr $0x4,%%xmm5,%%xmm0;"
"ror $0x9,%11;"
"xor %3,%10;"
"mov %4,%12;"
"ror $0x5,%10;"
"movdqa %%xmm4,%%xmm1;"
"xor %k2,%11;"
"xor %5,%12;"
"paddd %%xmm7,%%xmm0;"
"xor %3,%10;"
"and %3,%12;"
"ror $0xb,%11;"
"palignr $0x4,%%xmm7,%%xmm1;"
"xor %k2,%11;"
"ror $0x6,%10;"
"xor %5,%12;"
"movdqa %%xmm1,%%xmm2;"
"ror $0x2,%11;"
"add %10,%12;"
"add %16,%12;"
"movdqa %%xmm1,%%xmm3;"
"mov %k2,%10;"
"add %12,%6;"
"mov %k2,%12;"
"pslld $0x19,%%xmm1;"
"or %8,%10;"
"add %6,%9;"
"and %8,%12;"
"psrld $0x7,%%xmm2;"
"and %7,%10;"
"add %11,%6;"
"por %%xmm2,%%xmm1;"
"or %12,%10;"
"add %10,%6;"
"movdqa %%xmm3,%%xmm2;"
"mov %9,%10;"
"mov %6,%11;"
"movdqa %%xmm3,%%xmm8;"
"ror $0xe,%10;"
"xor %9,%10;"
"mov %3,%12;"
"ror $0x9,%11;"
"pslld $0xe,%%xmm3;"
"xor %6,%11;"
"ror $0x5,%10;"
"xor %4,%12;"
"psrld $0x12,%%xmm2;"
"ror $0xb,%11;"
"xor %9,%10;"
"and %9,%12;"
"ror $0x6,%10;"
"pxor %%xmm3,%%xmm1;"
"xor %6,%11;"
"xor %4,%12;"
"psrld $0x3,%%xmm8;"
"add %10,%12;"
"add 4+%16,%12;"
"ror $0x2,%11;"
"pxor %%xmm2,%%xmm1;"
"mov %6,%10;"
"add %12,%5;"
"mov %6,%12;"
"pxor %%xmm8,%%xmm1;"
"or %7,%10;"
"add %5,%8;"
"and %7,%12;"
"pshufd $0xfa,%%xmm6,%%xmm2;"
"and %k2,%10;"
"add %11,%5;"
"paddd %%xmm1,%%xmm0;"
"or %12,%10;"
"add %10,%5;"
"movdqa %%xmm2,%%xmm3;"
"mov %8,%10;"
"mov %5,%11;"
"ror $0xe,%10;"
"movdqa %%xmm2,%%xmm8;"
"xor %8,%10;"
"ror $0x9,%11;"
"mov %9,%12;"
"xor %5,%11;"
"ror $0x5,%10;"
"psrlq $0x11,%%xmm2;"
"xor %3,%12;"
"psrlq $0x13,%%xmm3;"
"xor %8,%10;"
"and %8,%12;"
"psrld $0xa,%%xmm8;"
"ror $0xb,%11;"
"xor %5,%11;"
"xor %3,%12;"
"ror $0x6,%10;"
"pxor %%xmm3,%%xmm2;"
"add %10,%12;"
"ror $0x2,%11;"
"add 8+%16,%12;"
"pxor %%xmm2,%%xmm8;"
"mov %5,%10;"
"add %12,%4;"
"mov %5,%12;"
"pshufb %%xmm10,%%xmm8;"
"or %k2,%10;"
"add %4,%7;"
"and %k2,%12;"
"paddd %%xmm8,%%xmm0;"
"and %6,%10;"
"add %11,%4;"
"pshufd $0x50,%%xmm0,%%xmm2;"
"or %12,%10;"
"add %10,%4;"
"movdqa %%xmm2,%%xmm3;"
"mov %7,%10;"
"ror $0xe,%10;"
"mov %4,%11;"
"movdqa %%xmm2,%%xmm7;"
"ror $0x9,%11;"
"xor %7,%10;"
"mov %8,%12;"
"ror $0x5,%10;"
"psrlq $0x11,%%xmm2;"
"xor %4,%11;"
"xor %9,%12;"
"psrlq $0x13,%%xmm3;"
"xor %7,%10;"
"and %7,%12;"
"ror $0xb,%11;"
"psrld $0xa,%%xmm7;"
"xor %4,%11;"
"ror $0x6,%10;"
"xor %9,%12;"
"pxor %%xmm3,%%xmm2;"
"ror $0x2,%11;"
"add %10,%12;"
"add 12+%16,%12;"
"pxor %%xmm2,%%xmm7;"
"mov %4,%10;"
"add %12,%3;"
"mov %4,%12;"
"pshufb %%xmm11,%%xmm7;"
"or %6,%10;"
"add %3,%k2;"
"and %6,%12;"
"paddd %%xmm0,%%xmm7;"
"and %5,%10;"
"add %11,%3;"
"or %12,%10;"
"add %10,%3;"
"sub $0x1,%1;"
"jne Lloop1_%=;"
"mov $0x2,%1;"
"Lloop2_%=:"
"paddd 0x0(%13),%%xmm4;"
"movdqa %%xmm4,%16;"
"mov %k2,%10;"
"ror $0xe,%10;"
"mov %3,%11;"
"xor %k2,%10;"
"ror $0x9,%11;"
"mov %7,%12;"
"xor %3,%11;"
"ror $0x5,%10;"
"xor %8,%12;"
"xor %k2,%10;"
"ror $0xb,%11;"
"and %k2,%12;"
"xor %3,%11;"
"ror $0x6,%10;"
"xor %8,%12;"
"add %10,%12;"
"ror $0x2,%11;"
"add %16,%12;"
"mov %3,%10;"
"add %12,%9;"
"mov %3,%12;"
"or %5,%10;"
"add %9,%6;"
"and %5,%12;"
"and %4,%10;"
"add %11,%9;"
"or %12,%10;"
"add %10,%9;"
"mov %6,%10;"
"ror $0xe,%10;"
"mov %9,%11;"
"xor %6,%10;"
"ror $0x9,%11;"
"mov %k2,%12;"
"xor %9,%11;"
"ror $0x5,%10;"
"xor %7,%12;"
"xor %6,%10;"
"ror $0xb,%11;"
"and %6,%12;"
"xor %9,%11;"
"ror $0x6,%10;"
"xor %7,%12;"
"add %10,%12;"
"ror $0x2,%11;"
"add 4+%16,%12;"
"mov %9,%10;"
"add %12,%8;"
"mov %9,%12;"
"or %4,%10;"
"add %8,%5;"
"and %4,%12;"
"and %3,%10;"
"add %11,%8;"
"or %12,%10;"
"add %10,%8;"
"mov %5,%10;"
"ror $0xe,%10;"
"mov %8,%11;"
"xor %5,%10;"
"ror $0x9,%11;"
"mov %6,%12;"
"xor %8,%11;"
"ror $0x5,%10;"
"xor %k2,%12;"
"xor %5,%10;"
"ror $0xb,%11;"
"and %5,%12;"
"xor %8,%11;"
"ror $0x6,%10;"
"xor %k2,%12;"
"add %10,%12;"
"ror $0x2,%11;"
"add 8+%16,%12;"
"mov %8,%10;"
"add %12,%7;"
"mov %8,%12;"
"or %3,%10;"
"add %7,%4;"
"and %3,%12;"
"and %9,%10;"
"add %11,%7;"
"or %12,%10;"
"add %10,%7;"
"mov %4,%10;"
"ror $0xe,%10;"
"mov %7,%11;"
"xor %4,%10;"
"ror $0x9,%11;"
"mov %5,%12;"
"xor %7,%11;"
"ror $0x5,%10;"
"xor %6,%12;"
"xor %4,%10;"
"ror $0xb,%11;"
"and %4,%12;"
"xor %7,%11;"
"ror $0x6,%10;"
"xor %6,%12;"
"add %10,%12;"
"ror $0x2,%11;"
"add 12+%16,%12;"
"mov %7,%10;"
"add %12,%k2;"
"mov %7,%12;"
"or %9,%10;"
"add %k2,%3;"
"and %9,%12;"
"and %8,%10;"
"add %11,%k2;"
"or %12,%10;"
"add %10,%k2;"
"paddd 0x10(%13),%%xmm5;"
"movdqa %%xmm5,%16;"
"add $0x20,%13;"
"mov %3,%10;"
"ror $0xe,%10;"
"mov %k2,%11;"
"xor %3,%10;"
"ror $0x9,%11;"
"mov %4,%12;"
"xor %k2,%11;"
"ror $0x5,%10;"
"xor %5,%12;"
"xor %3,%10;"
"ror $0xb,%11;"
"and %3,%12;"
"xor %k2,%11;"
"ror $0x6,%10;"
"xor %5,%12;"
"add %10,%12;"
"ror $0x2,%11;"
"add %16,%12;"
"mov %k2,%10;"
"add %12,%6;"
"mov %k2,%12;"
"or %8,%10;"
"add %6,%9;"
"and %8,%12;"
"and %7,%10;"
"add %11,%6;"
"or %12,%10;"
"add %10,%6;"
"mov %9,%10;"
"ror $0xe,%10;"
"mov %6,%11;"
"xor %9,%10;"
"ror $0x9,%11;"
"mov %3,%12;"
"xor %6,%11;"
"ror $0x5,%10;"
"xor %4,%12;"
"xor %9,%10;"
"ror $0xb,%11;"
"and %9,%12;"
"xor %6,%11;"
"ror $0x6,%10;"
"xor %4,%12;"
"add %10,%12;"
"ror $0x2,%11;"
"add 4+%16,%12;"
"mov %6,%10;"
"add %12,%5;"
"mov %6,%12;"
"or %7,%10;"
"add %5,%8;"
"and %7,%12;"
"and %k2,%10;"
"add %11,%5;"
"or %12,%10;"
"add %10,%5;"
"mov %8,%10;"
"ror $0xe,%10;"
"mov %5,%11;"
"xor %8,%10;"
"ror $0x9,%11;"
"mov %9,%12;"
"xor %5,%11;"
"ror $0x5,%10;"
"xor %3,%12;"
"xor %8,%10;"
"ror $0xb,%11;"
"and %8,%12;"
"xor %5,%11;"
"ror $0x6,%10;"
"xor %3,%12;"
"add %10,%12;"
"ror $0x2,%11;"
"add 8+%16,%12;"
"mov %5,%10;"
"add %12,%4;"
"mov %5,%12;"
"or %k2,%10;"
"add %4,%7;"
"and %k2,%12;"
"and %6,%10;"
"add %11,%4;"
"or %12,%10;"
"add %10,%4;"
"mov %7,%10;"
"ror $0xe,%10;"
"mov %4,%11;"
"xor %7,%10;"
"ror $0x9,%11;"
"mov %8,%12;"
"xor %4,%11;"
"ror $0x5,%10;"
"xor %9,%12;"
"xor %7,%10;"
"ror $0xb,%11;"
"and %7,%12;"
"xor %4,%11;"
"ror $0x6,%10;"
"xor %9,%12;"
"add %10,%12;"
"ror $0x2,%11;"
"add 12+%16,%12;"
"mov %4,%10;"
"add %12,%3;"
"mov %4,%12;"
"or %6,%10;"
"add %3,%k2;"
"and %6,%12;"
"and %5,%10;"
"add %11,%3;"
"or %12,%10;"
"add %10,%3;"
"movdqa %%xmm6,%%xmm4;"
"movdqa %%xmm7,%%xmm5;"
"sub $0x1,%1;"
"jne Lloop2_%=;"
"add (%0),%3;"
"mov %3,(%0);"
"add 0x4(%0),%4;"
"mov %4,0x4(%0);"
"add 0x8(%0),%5;"
"mov %5,0x8(%0);"
"add 0xc(%0),%6;"
"mov %6,0xc(%0);"
"add 0x10(%0),%k2;"
"mov %k2,0x10(%0);"
"add 0x14(%0),%7;"
"mov %7,0x14(%0);"
"add 0x18(%0),%8;"
"mov %8,0x18(%0);"
"add 0x1c(%0),%9;"
"mov %9,0x1c(%0);"
"mov %15,%1;"
"add $0x40,%1;"
"cmp %14,%1;"
"jne Lloop0_%=;"
"Ldone_hash_%=:"
: "+r"(s), "+r"(chunk), "+r"(blocks), "=r"(a), "=r"(b), "=r"(c), "=r"(d), /* e = chunk */ "=r"(f), "=r"(g), "=r"(h), "=r"(y0), "=r"(y1), "=r"(y2), "=r"(tbl), "+m"(inp_end), "+m"(inp), "+m"(xfer)
: "m"(K256), "m"(FLIP_MASK), "m"(SHUF_00BA), "m"(SHUF_DC00)
: "cc", "memory", "xmm0", "xmm1", "xmm2", "xmm3", "xmm4", "xmm5", "xmm6", "xmm7", "xmm8", "xmm9", "xmm10", "xmm11", "xmm12"
);
}
}
/*
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
; Copyright (c) 2012, Intel Corporation
;
; All rights reserved.
;
; Redistribution and use in source and binary forms, with or without
; modification, are permitted provided that the following conditions are
; met:
;
; * Redistributions of source code must retain the above copyright
; notice, this list of conditions and the following disclaimer.
;
; * Redistributions in binary form must reproduce the above copyright
; notice, this list of conditions and the following disclaimer in the
; documentation and/or other materials provided with the
; distribution.
;
; * Neither the name of the Intel Corporation nor the names of its
; contributors may be used to endorse or promote products derived from
; this software without specific prior written permission.
;
;
; THIS SOFTWARE IS PROVIDED BY INTEL CORPORATION "AS IS" AND ANY
; EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
; IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
; PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL INTEL CORPORATION OR
; CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
; EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
; PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
; LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
; NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
; SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;
; Example YASM command lines:
; Windows: yasm -Xvc -f x64 -rnasm -pnasm -o sha256_sse4.obj -g cv8 sha256_sse4.asm
; Linux: yasm -f x64 -f elf64 -X gnu -g dwarf2 -D LINUX -o sha256_sse4.o sha256_sse4.asm
;
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;
; This code is described in an Intel White-Paper:
; "Fast SHA-256 Implementations on Intel Architecture Processors"
;
; To find it, surf to http://www.intel.com/p/en_US/embedded
; and search for that title.
; The paper is expected to be released roughly at the end of April, 2012
;
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
; This code schedules 1 blocks at a time, with 4 lanes per block
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
%define MOVDQ movdqu ;; assume buffers not aligned
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;; Define Macros
; addm [mem], reg
; Add reg to mem using reg-mem add and store
%macro addm 2
add %2, %1
mov %1, %2
%endm
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
; COPY_XMM_AND_BSWAP xmm, [mem], byte_flip_mask
; Load xmm with mem and byte swap each dword
%macro COPY_XMM_AND_BSWAP 3
MOVDQ %1, %2
pshufb %1, %3
%endmacro
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
%define X0 xmm4
%define X1 xmm5
%define X2 xmm6
%define X3 xmm7
%define XTMP0 xmm0
%define XTMP1 xmm1
%define XTMP2 xmm2
%define XTMP3 xmm3
%define XTMP4 xmm8
%define XFER xmm9
%define SHUF_00BA xmm10 ; shuffle xBxA -> 00BA
%define SHUF_DC00 xmm11 ; shuffle xDxC -> DC00
%define BYTE_FLIP_MASK xmm12
%ifdef LINUX
%define NUM_BLKS rdx ; 3rd arg
%define CTX rsi ; 2nd arg
%define INP rdi ; 1st arg
%define SRND rdi ; clobbers INP
%define c ecx
%define d r8d
%define e edx
%else
%define NUM_BLKS r8 ; 3rd arg
%define CTX rdx ; 2nd arg
%define INP rcx ; 1st arg
%define SRND rcx ; clobbers INP
%define c edi
%define d esi
%define e r8d
%endif
%define TBL rbp
%define a eax
%define b ebx
%define f r9d
%define g r10d
%define h r11d
%define y0 r13d
%define y1 r14d
%define y2 r15d
_INP_END_SIZE equ 8
_INP_SIZE equ 8
_XFER_SIZE equ 8
%ifdef LINUX
_XMM_SAVE_SIZE equ 0
%else
_XMM_SAVE_SIZE equ 7*16
%endif
; STACK_SIZE plus pushes must be an odd multiple of 8
_ALIGN_SIZE equ 8
_INP_END equ 0
_INP equ _INP_END + _INP_END_SIZE
_XFER equ _INP + _INP_SIZE
_XMM_SAVE equ _XFER + _XFER_SIZE + _ALIGN_SIZE
STACK_SIZE equ _XMM_SAVE + _XMM_SAVE_SIZE
; rotate_Xs
; Rotate values of symbols X0...X3
%macro rotate_Xs 0
%xdefine X_ X0
%xdefine X0 X1
%xdefine X1 X2
%xdefine X2 X3
%xdefine X3 X_
%endm
; ROTATE_ARGS
; Rotate values of symbols a...h
%macro ROTATE_ARGS 0
%xdefine TMP_ h
%xdefine h g
%xdefine g f
%xdefine f e
%xdefine e d
%xdefine d c
%xdefine c b
%xdefine b a
%xdefine a TMP_
%endm
%macro FOUR_ROUNDS_AND_SCHED 0
;; compute s0 four at a time and s1 two at a time
;; compute W[-16] + W[-7] 4 at a time
movdqa XTMP0, X3
mov y0, e ; y0 = e
ror y0, (25-11) ; y0 = e >> (25-11)
mov y1, a ; y1 = a
palignr XTMP0, X2, 4 ; XTMP0 = W[-7]
ror y1, (22-13) ; y1 = a >> (22-13)
xor y0, e ; y0 = e ^ (e >> (25-11))
mov y2, f ; y2 = f
ror y0, (11-6) ; y0 = (e >> (11-6)) ^ (e >> (25-6))
movdqa XTMP1, X1
xor y1, a ; y1 = a ^ (a >> (22-13)
xor y2, g ; y2 = f^g
paddd XTMP0, X0 ; XTMP0 = W[-7] + W[-16]
xor y0, e ; y0 = e ^ (e >> (11-6)) ^ (e >> (25-6))
and y2, e ; y2 = (f^g)&e
ror y1, (13-2) ; y1 = (a >> (13-2)) ^ (a >> (22-2))
;; compute s0
palignr XTMP1, X0, 4 ; XTMP1 = W[-15]
xor y1, a ; y1 = a ^ (a >> (13-2)) ^ (a >> (22-2))
ror y0, 6 ; y0 = S1 = (e>>6) & (e>>11) ^ (e>>25)
xor y2, g ; y2 = CH = ((f^g)&e)^g
movdqa XTMP2, XTMP1 ; XTMP2 = W[-15]
ror y1, 2 ; y1 = S0 = (a>>2) ^ (a>>13) ^ (a>>22)
add y2, y0 ; y2 = S1 + CH
add y2, [rsp + _XFER + 0*4] ; y2 = k + w + S1 + CH
movdqa XTMP3, XTMP1 ; XTMP3 = W[-15]
mov y0, a ; y0 = a
add h, y2 ; h = h + S1 + CH + k + w
mov y2, a ; y2 = a
pslld XTMP1, (32-7)
or y0, c ; y0 = a|c
add d, h ; d = d + h + S1 + CH + k + w
and y2, c ; y2 = a&c
psrld XTMP2, 7
and y0, b ; y0 = (a|c)&b
add h, y1 ; h = h + S1 + CH + k + w + S0
por XTMP1, XTMP2 ; XTMP1 = W[-15] ror 7
or y0, y2 ; y0 = MAJ = (a|c)&b)|(a&c)
add h, y0 ; h = h + S1 + CH + k + w + S0 + MAJ
ROTATE_ARGS
movdqa XTMP2, XTMP3 ; XTMP2 = W[-15]
mov y0, e ; y0 = e
mov y1, a ; y1 = a
movdqa XTMP4, XTMP3 ; XTMP4 = W[-15]
ror y0, (25-11) ; y0 = e >> (25-11)
xor y0, e ; y0 = e ^ (e >> (25-11))
mov y2, f ; y2 = f
ror y1, (22-13) ; y1 = a >> (22-13)
pslld XTMP3, (32-18)
xor y1, a ; y1 = a ^ (a >> (22-13)
ror y0, (11-6) ; y0 = (e >> (11-6)) ^ (e >> (25-6))
xor y2, g ; y2 = f^g
psrld XTMP2, 18
ror y1, (13-2) ; y1 = (a >> (13-2)) ^ (a >> (22-2))
xor y0, e ; y0 = e ^ (e >> (11-6)) ^ (e >> (25-6))
and y2, e ; y2 = (f^g)&e
ror y0, 6 ; y0 = S1 = (e>>6) & (e>>11) ^ (e>>25)
pxor XTMP1, XTMP3
xor y1, a ; y1 = a ^ (a >> (13-2)) ^ (a >> (22-2))
xor y2, g ; y2 = CH = ((f^g)&e)^g
psrld XTMP4, 3 ; XTMP4 = W[-15] >> 3
add y2, y0 ; y2 = S1 + CH
add y2, [rsp + _XFER + 1*4] ; y2 = k + w + S1 + CH
ror y1, 2 ; y1 = S0 = (a>>2) ^ (a>>13) ^ (a>>22)
pxor XTMP1, XTMP2 ; XTMP1 = W[-15] ror 7 ^ W[-15] ror 18
mov y0, a ; y0 = a
add h, y2 ; h = h + S1 + CH + k + w
mov y2, a ; y2 = a
pxor XTMP1, XTMP4 ; XTMP1 = s0
or y0, c ; y0 = a|c
add d, h ; d = d + h + S1 + CH + k + w
and y2, c ; y2 = a&c
;; compute low s1
pshufd XTMP2, X3, 11111010b ; XTMP2 = W[-2] {BBAA}
and y0, b ; y0 = (a|c)&b
add h, y1 ; h = h + S1 + CH + k + w + S0
paddd XTMP0, XTMP1 ; XTMP0 = W[-16] + W[-7] + s0
or y0, y2 ; y0 = MAJ = (a|c)&b)|(a&c)
add h, y0 ; h = h + S1 + CH + k + w + S0 + MAJ
ROTATE_ARGS
movdqa XTMP3, XTMP2 ; XTMP3 = W[-2] {BBAA}
mov y0, e ; y0 = e
mov y1, a ; y1 = a
ror y0, (25-11) ; y0 = e >> (25-11)
movdqa XTMP4, XTMP2 ; XTMP4 = W[-2] {BBAA}
xor y0, e ; y0 = e ^ (e >> (25-11))
ror y1, (22-13) ; y1 = a >> (22-13)
mov y2, f ; y2 = f
xor y1, a ; y1 = a ^ (a >> (22-13)
ror y0, (11-6) ; y0 = (e >> (11-6)) ^ (e >> (25-6))
psrlq XTMP2, 17 ; XTMP2 = W[-2] ror 17 {xBxA}
xor y2, g ; y2 = f^g
psrlq XTMP3, 19 ; XTMP3 = W[-2] ror 19 {xBxA}
xor y0, e ; y0 = e ^ (e >> (11-6)) ^ (e >> (25-6))
and y2, e ; y2 = (f^g)&e
psrld XTMP4, 10 ; XTMP4 = W[-2] >> 10 {BBAA}
ror y1, (13-2) ; y1 = (a >> (13-2)) ^ (a >> (22-2))
xor y1, a ; y1 = a ^ (a >> (13-2)) ^ (a >> (22-2))
xor y2, g ; y2 = CH = ((f^g)&e)^g
ror y0, 6 ; y0 = S1 = (e>>6) & (e>>11) ^ (e>>25)
pxor XTMP2, XTMP3
add y2, y0 ; y2 = S1 + CH
ror y1, 2 ; y1 = S0 = (a>>2) ^ (a>>13) ^ (a>>22)
add y2, [rsp + _XFER + 2*4] ; y2 = k + w + S1 + CH
pxor XTMP4, XTMP2 ; XTMP4 = s1 {xBxA}
mov y0, a ; y0 = a
add h, y2 ; h = h + S1 + CH + k + w
mov y2, a ; y2 = a
pshufb XTMP4, SHUF_00BA ; XTMP4 = s1 {00BA}
or y0, c ; y0 = a|c
add d, h ; d = d + h + S1 + CH + k + w
and y2, c ; y2 = a&c
paddd XTMP0, XTMP4 ; XTMP0 = {..., ..., W[1], W[0]}
and y0, b ; y0 = (a|c)&b
add h, y1 ; h = h + S1 + CH + k + w + S0
;; compute high s1
pshufd XTMP2, XTMP0, 01010000b ; XTMP2 = W[-2] {DDCC}
or y0, y2 ; y0 = MAJ = (a|c)&b)|(a&c)
add h, y0 ; h = h + S1 + CH + k + w + S0 + MAJ
ROTATE_ARGS
movdqa XTMP3, XTMP2 ; XTMP3 = W[-2] {DDCC}
mov y0, e ; y0 = e
ror y0, (25-11) ; y0 = e >> (25-11)
mov y1, a ; y1 = a
movdqa X0, XTMP2 ; X0 = W[-2] {DDCC}
ror y1, (22-13) ; y1 = a >> (22-13)
xor y0, e ; y0 = e ^ (e >> (25-11))
mov y2, f ; y2 = f
ror y0, (11-6) ; y0 = (e >> (11-6)) ^ (e >> (25-6))
psrlq XTMP2, 17 ; XTMP2 = W[-2] ror 17 {xDxC}
xor y1, a ; y1 = a ^ (a >> (22-13)
xor y2, g ; y2 = f^g
psrlq XTMP3, 19 ; XTMP3 = W[-2] ror 19 {xDxC}
xor y0, e ; y0 = e ^ (e >> (11-6)) ^ (e >> (25-6))
and y2, e ; y2 = (f^g)&e
ror y1, (13-2) ; y1 = (a >> (13-2)) ^ (a >> (22-2))
psrld X0, 10 ; X0 = W[-2] >> 10 {DDCC}
xor y1, a ; y1 = a ^ (a >> (13-2)) ^ (a >> (22-2))
ror y0, 6 ; y0 = S1 = (e>>6) & (e>>11) ^ (e>>25)
xor y2, g ; y2 = CH = ((f^g)&e)^g
pxor XTMP2, XTMP3
ror y1, 2 ; y1 = S0 = (a>>2) ^ (a>>13) ^ (a>>22)
add y2, y0 ; y2 = S1 + CH
add y2, [rsp + _XFER + 3*4] ; y2 = k + w + S1 + CH
pxor X0, XTMP2 ; X0 = s1 {xDxC}
mov y0, a ; y0 = a
add h, y2 ; h = h + S1 + CH + k + w
mov y2, a ; y2 = a
pshufb X0, SHUF_DC00 ; X0 = s1 {DC00}
or y0, c ; y0 = a|c
add d, h ; d = d + h + S1 + CH + k + w
and y2, c ; y2 = a&c
paddd X0, XTMP0 ; X0 = {W[3], W[2], W[1], W[0]}
and y0, b ; y0 = (a|c)&b
add h, y1 ; h = h + S1 + CH + k + w + S0
or y0, y2 ; y0 = MAJ = (a|c)&b)|(a&c)
add h, y0 ; h = h + S1 + CH + k + w + S0 + MAJ
ROTATE_ARGS
rotate_Xs
%endm
;; input is [rsp + _XFER + %1 * 4]
%macro DO_ROUND 1
mov y0, e ; y0 = e
ror y0, (25-11) ; y0 = e >> (25-11)
mov y1, a ; y1 = a
xor y0, e ; y0 = e ^ (e >> (25-11))
ror y1, (22-13) ; y1 = a >> (22-13)
mov y2, f ; y2 = f
xor y1, a ; y1 = a ^ (a >> (22-13)
ror y0, (11-6) ; y0 = (e >> (11-6)) ^ (e >> (25-6))
xor y2, g ; y2 = f^g
xor y0, e ; y0 = e ^ (e >> (11-6)) ^ (e >> (25-6))
ror y1, (13-2) ; y1 = (a >> (13-2)) ^ (a >> (22-2))
and y2, e ; y2 = (f^g)&e
xor y1, a ; y1 = a ^ (a >> (13-2)) ^ (a >> (22-2))
ror y0, 6 ; y0 = S1 = (e>>6) & (e>>11) ^ (e>>25)
xor y2, g ; y2 = CH = ((f^g)&e)^g
add y2, y0 ; y2 = S1 + CH
ror y1, 2 ; y1 = S0 = (a>>2) ^ (a>>13) ^ (a>>22)
add y2, [rsp + _XFER + %1 * 4] ; y2 = k + w + S1 + CH
mov y0, a ; y0 = a
add h, y2 ; h = h + S1 + CH + k + w
mov y2, a ; y2 = a
or y0, c ; y0 = a|c
add d, h ; d = d + h + S1 + CH + k + w
and y2, c ; y2 = a&c
and y0, b ; y0 = (a|c)&b
add h, y1 ; h = h + S1 + CH + k + w + S0
or y0, y2 ; y0 = MAJ = (a|c)&b)|(a&c)
add h, y0 ; h = h + S1 + CH + k + w + S0 + MAJ
ROTATE_ARGS
%endm
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;; void sha256_sse4(void *input_data, UINT32 digest[8], UINT64 num_blks)
;; arg 1 : pointer to input data
;; arg 2 : pointer to digest
;; arg 3 : Num blocks
section .text
global sha256_sse4
align 32
sha256_sse4:
push rbx
%ifndef LINUX
push rsi
push rdi
%endif
push rbp
push r13
push r14
push r15
sub rsp,STACK_SIZE
%ifndef LINUX
movdqa [rsp + _XMM_SAVE + 0*16],xmm6
movdqa [rsp + _XMM_SAVE + 1*16],xmm7
movdqa [rsp + _XMM_SAVE + 2*16],xmm8
movdqa [rsp + _XMM_SAVE + 3*16],xmm9
movdqa [rsp + _XMM_SAVE + 4*16],xmm10
movdqa [rsp + _XMM_SAVE + 5*16],xmm11
movdqa [rsp + _XMM_SAVE + 6*16],xmm12
%endif
shl NUM_BLKS, 6 ; convert to bytes
jz done_hash
add NUM_BLKS, INP ; pointer to end of data
mov [rsp + _INP_END], NUM_BLKS
;; load initial digest
mov a,[4*0 + CTX]
mov b,[4*1 + CTX]
mov c,[4*2 + CTX]
mov d,[4*3 + CTX]
mov e,[4*4 + CTX]
mov f,[4*5 + CTX]
mov g,[4*6 + CTX]
mov h,[4*7 + CTX]
movdqa BYTE_FLIP_MASK, [PSHUFFLE_BYTE_FLIP_MASK wrt rip]
movdqa SHUF_00BA, [_SHUF_00BA wrt rip]
movdqa SHUF_DC00, [_SHUF_DC00 wrt rip]
loop0:
lea TBL,[K256 wrt rip]
;; byte swap first 16 dwords
COPY_XMM_AND_BSWAP X0, [INP + 0*16], BYTE_FLIP_MASK
COPY_XMM_AND_BSWAP X1, [INP + 1*16], BYTE_FLIP_MASK
COPY_XMM_AND_BSWAP X2, [INP + 2*16], BYTE_FLIP_MASK
COPY_XMM_AND_BSWAP X3, [INP + 3*16], BYTE_FLIP_MASK
mov [rsp + _INP], INP
;; schedule 48 input dwords, by doing 3 rounds of 16 each
mov SRND, 3
align 16
loop1:
movdqa XFER, [TBL + 0*16]
paddd XFER, X0
movdqa [rsp + _XFER], XFER
FOUR_ROUNDS_AND_SCHED
movdqa XFER, [TBL + 1*16]
paddd XFER, X0
movdqa [rsp + _XFER], XFER
FOUR_ROUNDS_AND_SCHED
movdqa XFER, [TBL + 2*16]
paddd XFER, X0
movdqa [rsp + _XFER], XFER
FOUR_ROUNDS_AND_SCHED
movdqa XFER, [TBL + 3*16]
paddd XFER, X0
movdqa [rsp + _XFER], XFER
add TBL, 4*16
FOUR_ROUNDS_AND_SCHED
sub SRND, 1
jne loop1
mov SRND, 2
loop2:
paddd X0, [TBL + 0*16]
movdqa [rsp + _XFER], X0
DO_ROUND 0
DO_ROUND 1
DO_ROUND 2
DO_ROUND 3
paddd X1, [TBL + 1*16]
movdqa [rsp + _XFER], X1
add TBL, 2*16
DO_ROUND 0
DO_ROUND 1
DO_ROUND 2
DO_ROUND 3
movdqa X0, X2
movdqa X1, X3
sub SRND, 1
jne loop2
addm [4*0 + CTX],a
addm [4*1 + CTX],b
addm [4*2 + CTX],c
addm [4*3 + CTX],d
addm [4*4 + CTX],e
addm [4*5 + CTX],f
addm [4*6 + CTX],g
addm [4*7 + CTX],h
mov INP, [rsp + _INP]
add INP, 64
cmp INP, [rsp + _INP_END]
jne loop0
done_hash:
%ifndef LINUX
movdqa xmm6,[rsp + _XMM_SAVE + 0*16]
movdqa xmm7,[rsp + _XMM_SAVE + 1*16]
movdqa xmm8,[rsp + _XMM_SAVE + 2*16]
movdqa xmm9,[rsp + _XMM_SAVE + 3*16]
movdqa xmm10,[rsp + _XMM_SAVE + 4*16]
movdqa xmm11,[rsp + _XMM_SAVE + 5*16]
movdqa xmm12,[rsp + _XMM_SAVE + 6*16]
%endif
add rsp, STACK_SIZE
pop r15
pop r14
pop r13
pop rbp
%ifndef LINUX
pop rdi
pop rsi
%endif
pop rbx
ret
section .data
align 64
K256:
dd 0x428a2f98,0x71374491,0xb5c0fbcf,0xe9b5dba5
dd 0x3956c25b,0x59f111f1,0x923f82a4,0xab1c5ed5
dd 0xd807aa98,0x12835b01,0x243185be,0x550c7dc3
dd 0x72be5d74,0x80deb1fe,0x9bdc06a7,0xc19bf174
dd 0xe49b69c1,0xefbe4786,0x0fc19dc6,0x240ca1cc
dd 0x2de92c6f,0x4a7484aa,0x5cb0a9dc,0x76f988da
dd 0x983e5152,0xa831c66d,0xb00327c8,0xbf597fc7
dd 0xc6e00bf3,0xd5a79147,0x06ca6351,0x14292967
dd 0x27b70a85,0x2e1b2138,0x4d2c6dfc,0x53380d13
dd 0x650a7354,0x766a0abb,0x81c2c92e,0x92722c85
dd 0xa2bfe8a1,0xa81a664b,0xc24b8b70,0xc76c51a3
dd 0xd192e819,0xd6990624,0xf40e3585,0x106aa070
dd 0x19a4c116,0x1e376c08,0x2748774c,0x34b0bcb5
dd 0x391c0cb3,0x4ed8aa4a,0x5b9cca4f,0x682e6ff3
dd 0x748f82ee,0x78a5636f,0x84c87814,0x8cc70208
dd 0x90befffa,0xa4506ceb,0xbef9a3f7,0xc67178f2
PSHUFFLE_BYTE_FLIP_MASK: ddq 0x0c0d0e0f08090a0b0405060700010203
; shuffle xBxA -> 00BA
_SHUF_00BA: ddq 0xFFFFFFFFFFFFFFFF0b0a090803020100
; shuffle xDxC -> DC00
_SHUF_DC00: ddq 0x0b0a090803020100FFFFFFFFFFFFFFFF
*/
#endif
Reference in New Issue View Git Blame Copy Permalink